

P-Channel 60-V (D-S) MOSFET

These miniature surface mount MOSFETs utilize a high cell density trench process to provide low $r_{DS(on)}$ and to ensure minimal power loss and heat dissipation. Typical applications are DC-DC converters and power management in portable and battery-powered products such as computers, printers, PCMCIA cards, cellular and cordless telephones.

PRODUCT SUMMARY				
V _{DS} (V)	$r_{DS(on)}(\Omega)$ $I_D(A)$			
-60	0.381	1.6		
	$0.561 @ V_{GS} = -4.5V$	1.3		

- $\hbox{-} \qquad \text{Low $r_{DS(on)}$ provides higher efficiency and} \\ \text{extends battery life}$
- Low thermal impedance copper leadframe SOT-23 saves board space
- Fast switching speed
- High performance trench technology





ABSOLUTE MAXIMUM RATINGS (T _A = 25 °C UNLESS OTHERWISE NOTED)					
Parameter		Symbol	Maximum	Units	
Drain-Source Voltage			-60	V	
Gate-Source Voltage			±20	V	
Continuous Drain Current ^a	$T_A=25^{\circ}C$	I	1.7		
Continuous Drain Current	$T_A=25^{\circ}C$ $T_A=70^{\circ}C$	П	1.4	A	
Pulsed Drain Current ^b			±15		
Continuous Source Current (Diode Conduction) ^a		I_S	-1.7	A	
D D: : a	$T_A=25^{\circ}C$	D_	1.3	W	
Power Dissipation ^a	$T_{A}=25^{\circ}C$ $T_{A}=70^{\circ}C$	ГD	0.8	VV	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	-55 to 150	°C	

THERMAL RESISTANCE RATINGS						
Parameter	Symbol	Maximum	Units			
M · I · · a	t <= 5 sec	D	100	°C/W		
Maximum Junction-to-Ambient ^a	Steady-State	R_{THJA}	166			

1

Notes

- a. Surface Mounted on 1" x 1" FR4 Board.
- b. Pulse width limited by maximum junction temperature

Analog Power AM2359P

_		·		Limits		Unit
Parameter	Symbol	Test Conditions	Min	Тур	Max	
Static	•					
Gate-Threshold Voltage	$V_{GS(th)}$	$V_{DS} = V_{GS}, I_{D} = -250 \text{ uA}$	-1	-2.1	-3.5	V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
Zara Cata Valtaga Drain Current		$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}$			-1	uA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = -48 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55^{\circ}\text{C}$			-10	
On-State Drain Current ^A	I _{D(on)}	$V_{DS} = -5 \text{ V}, V_{GS} = -10 \text{ V}$	-8			A
Drain-Source Breakdown Voltage	$V_{BR(DSS)}$	$V_{GS} = 0, I_D = -1 \text{ mA}$	-60			V
Drain-Source On-Resistance ^A	r _{DS(on)}	$V_{GS} = -10 \text{ V}, I_D = -1.6 \text{ A}$		300	381	mΩ
Drain-Source On-Resistance		$V_{GS} = -4.5 \text{ V}, I_D = -1.3 \text{ A}$		450	561	
Forward Tranconductance ^A	$g_{ m fs}$	$V_{DS} = -15 \text{ V}, I_D = -1.6 \text{ A}$		8		S
Diode Forward Voltage	V_{SD}	$I_S = -2.5 \text{ A}, V_{GS} = 0 \text{ V}$			-1.2	V
Dynamic ^b						
Total Gate Charge	Q_{g}	$V_{DS} = -30 \text{ V}, V_{GS} = -4.5 \text{ V},$		18		nC
Gate-Source Charge	Q_{gs}	$V_{DS} = -30 \text{ V}, V_{GS} = -4.3 \text{ V},$ $I_{D} = -1.6 \text{ A}$		5		
Gate-Drain Charge	Q_{gd}	I _D = -1.0 A		2		
Turn-On Delay Time	$t_{d(on)}$			8		
Rise Time	t _r	$V_{DD} = -30 \text{ V}, \; R_L = 30 \; \Omega \; \; , \; \text{ID} = -1 \; \text{A}, \;$		10		nS
Turn-Off Delay Time	$t_{d(off)}$	$VGEN = -10 \text{ V}, RG = 6\Omega$		35		113
Fall-Time	t_{f}			12		


Notes


- a. Pulse test: $PW \le 300us duty cycle \le 2\%$.
- b. Guaranteed by design, not subject to production testing.


Analog Power (APL) reserves the right to make changes without further notice to any products herein. APL makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does APL assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in APL data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. APL does not convey any license under its patent rights nor the rights of others. APL products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the APL product could create a situation where personal injury or death may occur. Should Buyer purchase or use APL products for any such unintended or unauthorized application, Buyer shall indemnify and hold APL and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that APL was negligent regarding the design or manufacture of the part. APL is an Equal Opportunity/Affirmative Action Employer.

Analog Power AM2359P


Typical Electrical Characteristics









On-Resistance vs. Drain Current



Capacitance




Gate Charge




On-Resistance vs. Junction Temperature


Analog Power AM2359P

Typical Electrical Characteristics






Source-Drain Diode Forward Voltage





On-Resistance vs Gate-to-Source Voltage



Threshold Voltage


Single Pulse Power





Normailized Thermal Transient Impedance, Junction-to-Ambitent

Package Information



DIM.	MILLIMETERS			
	MIN	NDM	MAX	
Α	0.935	0.95	1.10	
A1	0.01	-	0.10	
A2	0.85	0.90	0.925	
Ь	0.30	0.40	0.50	
C	0.10	0.15	0.25	
D	2.70	2.90	3.10	
П	2.60	2.80	3.00	
E1	1.40	1.60	1.80	
6	0.95 BSC			
el	1.90 BSC			
Г	0.30	0.40	0.60	
L1	0.60REF			
LZ	0.25BSC			
R	0.10			
θ	Û.	4*	8,	
01	7*N□M			

